Difference between revisions of "L0I"
(→Functionality Description) |
(→Interface) |
||
| Line 17: | Line 17: | ||
| − | [[Image:l0i-if. | + | [[Image:l0i-if.gif]] |
| − | + | ||
| − | + | ||
== Design == | == Design == | ||
Revision as of 18:56, 31 May 2009
Functionality Description
Level 0 Instruction Cache is accessed from the processor with only reads. It is a two stages blocking cache. A miss blocks all the newer requests. L0i always receive the requests from processor or L1 cache (No busy by L0i). If there is a miss, incoming requests are buffered and replayed later by the cache. Therefore, the l0i replies to the processor requests in order.
L0i does not send busy to the processor. The processor knows the L0i is busy if it doesn’t receive an ACK after sending two REQs. Then it stops sending REQs. On a miss, the L0I Cache sends a READLINE message to the L1 Cache. When the L1 cache has the requested data, it responds with a PUSHLINE message and the L0I Cache will fill the appropriate cache line with the received data. Every invalidation received from the L1 cache should invalidate ALL the possible virtual cache lines.
Interface
L0i interface is divided into 4 group: processor interface, l1 interface, debug interface and system signals. Figure below shows the interface and the groups. '{}' shows that the associated signal is a structure composed of the members specified in it.
