Difference between revisions of "Resistor"
From Vlsiwiki
(Created page with '`include "discipline.h" `include "constants.h" // $Date: 1997/08/28 05:46:25 $ // $Revision: 1.1 $ // // // Based on the OVI Verilog-A Language Reference Manual, version 1.0 199…') |
|||
| (One intermediate revision by the same user not shown) | |||
| Line 1: | Line 1: | ||
| − | `include "discipline.h" | + | `include "discipline.h" |
| − | `include "constants.h" | + | `include "constants.h" |
| + | <br /> | ||
| + | // $Date: 1997/08/28 05:46:25 $ | ||
| + | // $Revision: 1.1 $ | ||
| + | // | ||
| + | // | ||
| + | // Based on the OVI Verilog-A Language Reference Manual, version 1.0 1996 | ||
| + | // | ||
| + | // | ||
| + | //------------------- | ||
| + | // res | ||
| + | // | ||
| + | // - resistor | ||
| + | // | ||
| + | // vp,vn: terminals (V,A) | ||
| + | // | ||
| + | // INSTANCE parameters | ||
| + | // r = resistance (Ohms) | ||
| + | // | ||
| + | // MODEL parameters | ||
| + | // {none} | ||
| + | // | ||
| + | <br /> | ||
| + | module res(vp, vn); | ||
| + | inout vp, vn; | ||
| + | electrical vp, vn; | ||
| + | parameter real r = 0; | ||
| + | <br /> | ||
| + | analog | ||
| + | V(vp, vn) <+ r*I(vp, vn); | ||
| + | <br /> | ||
| + | endmodule | ||
| − | + | Taken from Cadence AHDL Library, RES.va | |
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
Latest revision as of 05:09, 13 November 2009
`include "discipline.h" `include "constants.h"
// $Date: 1997/08/28 05:46:25 $ // $Revision: 1.1 $ // // // Based on the OVI Verilog-A Language Reference Manual, version 1.0 1996 // // //------------------- // res // // - resistor // // vp,vn: terminals (V,A) // // INSTANCE parameters // r = resistance (Ohms) // // MODEL parameters // {none} //
module res(vp, vn); inout vp, vn; electrical vp, vn; parameter real r = 0;
analog V(vp, vn) <+ r*I(vp, vn);
endmodule
Taken from Cadence AHDL Library, RES.va