Difference between revisions of "VLSI Reading Group"
From Vlsiwiki
(→Suggested Papers) |
(→Suggested Papers) |
||
| Line 19: | Line 19: | ||
==Suggested Papers== | ==Suggested Papers== | ||
| − | * [http://ieeexplore.ieee.org/ | + | * [http://ieeexplore.ieee.org/xpls/abs_all.jsp?tp=&arnumber=753687 Comparative Analysis of Master-Slave Latches and Flip-Flops for High-Performance and Low-Power Systems], Vladimir Stojanovic and Vojin G. Oklobdzija. IEEE Journal of Solid-State Circuits, Vol. 34, No. 4, April 1999, pp. 536-548. |
* [http://citeseer.ist.psu.edu/644440.html Evaluating Circuit Reliability Under Probabilistic Gate-Level Fault Models],Ketan N. Patel, Igor L. Markov and John P. Hayes. IWLS 2003. | * [http://citeseer.ist.psu.edu/644440.html Evaluating Circuit Reliability Under Probabilistic Gate-Level Fault Models],Ketan N. Patel, Igor L. Markov and John P. Hayes. IWLS 2003. | ||
* [http://portal.acm.org/citation.cfm?id=1055148 Geometric programming for circuit optimization], Boyd, S. P. and Kim, S. J. 2005. . In Proceedings of the 2005 international Symposium on Physical Design (San Francisco, California, USA, April 03 - 06, 2005). ISPD '05. ACM, New York, NY, 44-46. | * [http://portal.acm.org/citation.cfm?id=1055148 Geometric programming for circuit optimization], Boyd, S. P. and Kim, S. J. 2005. . In Proceedings of the 2005 international Symposium on Physical Design (San Francisco, California, USA, April 03 - 06, 2005). ISPD '05. ACM, New York, NY, 44-46. | ||
| + | |||
| + | * A. B. Kahng, P. Sharma, and A. Zelikovsky, "[http://portal.acm.org/citation.cfm?id=1233639 Fill for Shallow Trench Isolation CMP]", Proc. ACM/IEEE Intl. Conf. on Computer-Aided Design, November 2006, pp. 661-668. | ||
| + | |||
| + | * S., Srivastava, A., Sharma, D., Sylvester, D., Blaauw, D., and Zolotov, V. 2005. [http://portal.acm.org/citation.cfm?id=1129702&jmp=cit&coll=portal&dl=ACM&CFID=7564954&CFTOKEN=49489343 Discrete Vt assignment and gate sizing using a self-snapping continuous formulation]. In Proceedings of the 2005 IEEE/ACM international Conference on Computer-Aided Design (San Jose, CA, November 06 - 10, 2005). International Conference on Computer Aided Design. IEEE Computer Society, Washington, DC, 705-712. | ||
Revision as of 16:56, 26 November 2007
Overview
The reading group will meet in E2-209 one day a week for approximately 1 hour. Students will be selected to present an informal discussion of a chosen paper. Credit for the seminar is given based on your participation.
Participants
Schedule
| Date | Presenter | Paper |
|---|---|---|
| row 1, cell 1 | row 1, cell 2 | row 1, cell 3 |
Suggested Papers
- Comparative Analysis of Master-Slave Latches and Flip-Flops for High-Performance and Low-Power Systems, Vladimir Stojanovic and Vojin G. Oklobdzija. IEEE Journal of Solid-State Circuits, Vol. 34, No. 4, April 1999, pp. 536-548.
- Evaluating Circuit Reliability Under Probabilistic Gate-Level Fault Models,Ketan N. Patel, Igor L. Markov and John P. Hayes. IWLS 2003.
- Geometric programming for circuit optimization, Boyd, S. P. and Kim, S. J. 2005. . In Proceedings of the 2005 international Symposium on Physical Design (San Francisco, California, USA, April 03 - 06, 2005). ISPD '05. ACM, New York, NY, 44-46.
- A. B. Kahng, P. Sharma, and A. Zelikovsky, "Fill for Shallow Trench Isolation CMP", Proc. ACM/IEEE Intl. Conf. on Computer-Aided Design, November 2006, pp. 661-668.
- S., Srivastava, A., Sharma, D., Sylvester, D., Blaauw, D., and Zolotov, V. 2005. Discrete Vt assignment and gate sizing using a self-snapping continuous formulation. In Proceedings of the 2005 IEEE/ACM international Conference on Computer-Aided Design (San Jose, CA, November 06 - 10, 2005). International Conference on Computer Aided Design. IEEE Computer Society, Washington, DC, 705-712.
