|
|
| (46 intermediate revisions by the same user not shown) |
| Line 1: |
Line 1: |
| − | == McPAT performance Counters ==
| |
| | | | |
| − | {| class="wikitable" style="text-align:left; border:1px solid lightblue; cellpadding:4 "
| |
| − | |+ ICache Counters
| |
| − | |- style="background:lightblue; color:black"
| |
| − | ! # || Counter Name
| |
| − | |- style="background:aliceblue; color:black"
| |
| − | ! 1
| |
| − | | total_accesses
| |
| − | |- style="background:aliceblue; color:black"
| |
| − | ! 2
| |
| − | | read_accesses
| |
| − | |- style="background:aliceblue; color:black"
| |
| − | ! 3
| |
| − | | read_misses
| |
| − | |- style="background:aliceblue; color:black"
| |
| − | ! 4
| |
| − | | replacements (find an equivalent in the WB from esesc)
| |
| − | |- style="background:aliceblue; color:black"
| |
| − | ! 5
| |
| − | | read_hits
| |
| − | |- style="background:aliceblue; color:black"
| |
| − | ! 6
| |
| − | | total_hits
| |
| − | |- style="background:aliceblue; color:black"
| |
| − | ! 7
| |
| − | | total_misses
| |
| − | |- style="background:aliceblue; color:black"
| |
| − | ! 8
| |
| − | | miss_buffer_accesses
| |
| − | |- style="background:aliceblue; color:black"
| |
| − | ! 9
| |
| − | | fill_buffer_accesses
| |
| − | |- style="background:aliceblue; color:black"
| |
| − | ! 10
| |
| − | | prefetch_buffer_accesses
| |
| − | |- style="background:aliceblue; color:black"
| |
| − | ! 12
| |
| − | | prefetch_buffer_hits
| |
| − | |- style="background:aliceblue; color:black"
| |
| − | ! 13
| |
| − | | prefetch_buffer_writes
| |
| − | |- style="background:aliceblue; color:black"
| |
| − | ! 14
| |
| − | | prefetch_buffer_reads
| |
| − | |}
| |
| − |
| |
| − | {| class="wikitable" border:0 solid ghostwhite; "
| |
| − | |- style="background:lightblue; color:black"
| |
| − | |
| |
| − | |}
| |
| − |
| |
| − | {| class="wikitable" style="text-align:left; border:1px solid lightblue; width:600"
| |
| − | |+ Branch Predictor Counter
| |
| − | |- style="background:lightblue; color:black"
| |
| − | ! # || Counter Name
| |
| − | |- style="background:aliceblue; color:black"
| |
| − | ! 1
| |
| − | | predictor_accesses
| |
| − | |}
| |
| − |
| |
| − | 2. Branch Predictor
| |
| − | 1. predictor_accesses
| |
| − | 3. i-TLB
| |
| − | 1. total_hits
| |
| − | 2. total_accesses
| |
| − | 3. total_misses
| |
| − |
| |
| − | 4. Data TLB
| |
| − | 1. total_accesses
| |
| − | 2. read_accesses
| |
| − | 3. write_accesses
| |
| − | 4. write_hits
| |
| − | 5. read_hits
| |
| − | 6. read_misses
| |
| − | 7. write_misses
| |
| − | 8. total_hits
| |
| − | 9. total_misses
| |
| − |
| |
| − | 5. Data Cache
| |
| − | 1. total_accesses
| |
| − | 2. read_accesses
| |
| − | 3. write_accesses
| |
| − | 4. total_hits
| |
| − | 5. total_misses
| |
| − | 6. read_hits
| |
| − | 7. write_hits
| |
| − | 8. read_misses
| |
| − | 9. write_misses
| |
| − | 10. replacements
| |
| − | 11. write_backs
| |
| − | 12. miss_buffer_accesses
| |
| − | 13. fill_buffer_accesses
| |
| − | 14. prefetch_buffer_accesses
| |
| − | 15. prefetch_buffer_hits
| |
| − | 16. prefetch_buffer_writes
| |
| − | 17. prefetch_buffer_rea
| |
| − | 18. wbb_writes
| |
| − | 19. wbb_reads
| |
| − |
| |
| − | 6. BTB
| |
| − | 1. total_accesses
| |
| − | 2. read_accesses
| |
| − | 3. write_accesses
| |
| − | 4. total_hits
| |
| − | 5. total_misses
| |
| − | 6. read_hits
| |
| − | 7. write_hits
| |
| − | 8. read_misses
| |
| − | 9. write_misses
| |
| − | 10. replacement
| |
| − |
| |
| − | 7. Core
| |
| − | 1. instruction_buffer_reads *
| |
| − | 2. instruction_buffer_writes *
| |
| − | 3. ROB_reads *
| |
| − | 4. ROB_writes *
| |
| − | 5. rename_accesses *
| |
| − | 6. inst_window_reads *
| |
| − | 7. inst_window_writes *
| |
| − | 8. inst_window_wakeup_access *
| |
| − | 9. inst_window_selections *
| |
| − |
| |
| − | //floating point arch/phys is missing in esesc
| |
| − | 10. archi_int_regfile_reads
| |
| − | 11. archi_int_regfile_reads
| |
| − | 12. phy_int_regfile_reads
| |
| − | 13. phy_float_regfile_reads *
| |
| − | 14. phy_int_regfile_writes
| |
| − | 15. phy_float_regfile_writes *
| |
| − | 16. archi_int_regfile_writes
| |
| − | 17. archi_float_regfile_writes *
| |
| − |
| |
| − | 18. windowed_reg_accesses *
| |
| − | 19. windowed_reg_transports *
| |
| − | 20. ialu_access *
| |
| − | 21. fpu_access *
| |
| − | 22. bypassbus_access =? writeFwdBus
| |
| − | 23. load_buffer_reads *
| |
| − | 24. load_buffer_writes *
| |
| − | 25. store_buffer_reads *
| |
| − | 26. store_buffer_writes *
| |
| − | 27. store_buffer_forwards *
| |
| − | 28. main_memory_access
| |
| − | 29. main_memory_write
| |
| − |
| |
| − | 8. L2 Directory
| |
| − | 1. total_accesses
| |
| − | 2. read_accesses
| |
| − | 3. write_accesses
| |
| − |
| |
| − | 9. L2
| |
| − | 1. total_accesses
| |
| − | 2. read_accesses
| |
| − | 3. write_accesses
| |
| − | 4. total_hits
| |
| − | 5. total_misses
| |
| − | 6. read_hits
| |
| − | 7. write_hits
| |
| − | 8. read_misses
| |
| − | 9. write_misses
| |
| − | 10. repalcement
| |
| − | 11. write_backs
| |
| − | 12. miss_buffer_accesses
| |
| − | 13. fill_buffer_accesses
| |
| − | 14. prefetch_buffer_accesses
| |
| − | 15. prefetch_buffer_writes
| |
| − | 16. prefetch_buffer_reads
| |
| − | 17. prefetch_buffer_hits
| |
| − | 18. wbb_writes
| |
| − | 19. wbb_reads
| |
| − | 10. L3
| |
| − | 1. total_accesses
| |
| − | 2. read_accesses
| |
| − | 3. write_accesses
| |
| − | 4. total_hits
| |
| − | 5. total_misses
| |
| − | 6. read_hits
| |
| − | 7. write_hits
| |
| − | 8. read_misses
| |
| − | 9. write_misses
| |
| − | 10. repalcement
| |
| − | 11. write_backs
| |
| − | 12. miss_buffer_accesses
| |
| − | 13. fill_buffer_accesses
| |
| − | 14. prefetch_buffer_accesses
| |
| − | 15. prefetch_buffer_writes
| |
| − | 16. prefetch_buffer_reads
| |
| − | 17. prefetch_buffer_hits
| |
| − | 18. wbb_writes
| |
| − | 19. wbb_reads
| |
| − |
| |
| − | 12. memory
| |
| − | 1. memory_accesses
| |
| − | 2. memory_reads
| |
| − | 3. memory_writes
| |
