|
|
(6 intermediate revisions by the same user not shown) |
Line 1: |
Line 1: |
− | == McPAT performance Counters ==
| |
| | | |
− |
| |
− | {| class="wikitable" style="border:0; width:600pt; height:2pt"
| |
− | |- style="background:lightgray; text-align:left;"
| |
− | ! ICache Counters
| |
− | |}
| |
− |
| |
− | {| class="wikitable" style="text-align:left; border:1px color:lightblue; cellpadding:4 "
| |
− | |- style="background:lightblue; color:black"
| |
− | ! # || Counter Name
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 1
| |
− | | total_accesses
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 2
| |
− | | read_accesses
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 3
| |
− | | read_misses
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 4
| |
− | | replacements (find an equivalent in the WB from esesc)
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 5
| |
− | | read_hits
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 6
| |
− | | total_hits
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 7
| |
− | | total_misses
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 8
| |
− | | miss_buffer_accesses
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 9
| |
− | | fill_buffer_accesses
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 10
| |
− | | prefetch_buffer_accesses
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 12
| |
− | | prefetch_buffer_hits
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 13
| |
− | | prefetch_buffer_writes
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 14
| |
− | | prefetch_buffer_reads
| |
− | |}
| |
− |
| |
− |
| |
− | {| class="wikitable" style="border:0; width:600pt; height:2pt"
| |
− | |- style="background:lightgray; text-align:left;"
| |
− | ! Branch Predictor Counter
| |
− | |}
| |
− |
| |
− | {| class="wikitable" style="text-align:left; border:1px solid lightblue; "
| |
− | |- style="background:lightblue; color:black"
| |
− | ! # || Counter Name
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 1
| |
− | | predictor_accesses
| |
− | |}
| |
− |
| |
− |
| |
− | {| class="wikitable" style="border:0; width:600pt; height:2pt"
| |
− | |- style="background:lightgray; text-align:left;"
| |
− | ! i-TLB
| |
− | |}
| |
− |
| |
− | {| class="wikitable" style="text-align:left; border:1px color:lightblue; cellpadding:4 "
| |
− | |- style="background:lightblue; color:black"
| |
− | ! # || Counter Name
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 1
| |
− | | total_hits
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 2
| |
− | | total_accesses
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 3
| |
− | | total_misses
| |
− | |}
| |
− |
| |
− |
| |
− | {| class="wikitable" style="border:0; width:600pt; height:2pt"
| |
− | |- style="background:lightgray; text-align:left;"
| |
− | ! Branch Predictor Counter
| |
− | |}
| |
− |
| |
− | {| class="wikitable" style="text-align:left; border:1px color:lightblue; cellpadding:4 "
| |
− | |- style="background:lightblue; color:black"
| |
− | ! # || Counter Name
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 1
| |
− | | total_accesses
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 2
| |
− | | read_accesses
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 3
| |
− | | write_accesses
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 4
| |
− | | write_hits
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 5
| |
− | | read_hits
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 6
| |
− | | total_hits
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 7
| |
− | | read_misses
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 8
| |
− | | write_misses
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 9
| |
− | | total_misses
| |
− |
| |
− | |}
| |
− |
| |
− |
| |
− | {| class="wikitable" style="border:0; width:600pt; height:2pt"
| |
− | |- style="background:lightgray; text-align:left;"
| |
− | ! Data TLB
| |
− | |}
| |
− |
| |
− | {| class="wikitable" style="text-align:left; border:1px color:lightblue; cellpadding:4 "
| |
− | |- style="background:lightblue; color:black"
| |
− | ! # || Counter Name
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 1
| |
− | | total_accesses
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 2
| |
− | | read_accesses
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 3
| |
− | | write_accesses
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 4
| |
− | | write_hits
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 5
| |
− | | read_hits
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 6
| |
− | | total_hits
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 7
| |
− | | read_misses
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 8
| |
− | | write_misses
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 9
| |
− | | total_misses
| |
− | |}
| |
− |
| |
− |
| |
− | {| class="wikitable" style="border:0; width:600pt; height:2pt"
| |
− | |- style="background:lightgray; text-align:left;"
| |
− | ! Data Cache
| |
− | |}
| |
− |
| |
− | {| class="wikitable" style="text-align:left; border:1px color:lightblue; cellpadding:4 "
| |
− | |- style="background:lightblue; color:black"
| |
− | ! # || Counter Name
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 1
| |
− | | total_accesses
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 2
| |
− | | read_accesses
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 3
| |
− | | write_accesses
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 4
| |
− | | write_hits
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 5
| |
− | | read_hits
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 6
| |
− | | total_hits
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 7
| |
− | | read_misses
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 8
| |
− | | write_misses
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 9
| |
− | | total_misses
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 10
| |
− | | prefetch_buffer_accesses
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 12
| |
− | | prefetch_buffer_hits
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 13
| |
− | | prefetch_buffer_writes
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 14
| |
− | | prefetch_buffer_reads
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 15
| |
− | | replacements
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 16
| |
− | | write_backs
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 17
| |
− | | miss_buffer_accesses
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 18
| |
− | | fill_buffer_accesses
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 19
| |
− | | wbb_writes
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 20
| |
− | | wbb_reads
| |
− | |}
| |
− |
| |
− |
| |
− | {| class="wikitable" style="border:0; width:600pt; height:2pt"
| |
− | |- style="background:lightgray; text-align:left;"
| |
− | ! Branch Target Buffer - BTB
| |
− | |}
| |
− |
| |
− | {| class="wikitable" style="text-align:left; border:1px color:lightblue; cellpadding:4 "
| |
− | |- style="background:lightblue; color:black"
| |
− | ! # || Counter Name
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 1
| |
− | | total_accesses
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 2
| |
− | | read_accesses
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 3
| |
− | | write_accesses
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 4
| |
− | | write_hits
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 5
| |
− | | read_hits
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 6
| |
− | | total_hits
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 7
| |
− | | read_misses
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 8
| |
− | | write_misses
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 9
| |
− | | total_misses
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 10
| |
− | | replacement
| |
− | |}
| |
− |
| |
− |
| |
− | {| class="wikitable" style="border:0; width:600pt; height:2pt"
| |
− | |- style="background:lightgray; text-align:left;"
| |
− | ! Core
| |
− | |}
| |
− |
| |
− | {| class="wikitable" style="text-align:left; border:1px color:lightblue; cellpadding:4 "
| |
− | |- style="background:lightblue; color:black"
| |
− | ! # || Counter Name
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 1
| |
− | | instruction_buffer_reads
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 2
| |
− | | instruction_buffer_writes
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 3
| |
− | | ROB_reads
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 4
| |
− | | ROB_writes
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 5
| |
− | | rename_accesses
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 6
| |
− | | inst_window_reads
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 7
| |
− | | inst_window_writes
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 8
| |
− | | inst_window_wakeup_access
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 9
| |
− | | inst_window_selections
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 10
| |
− | | archi_int_regfile_reads
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 12
| |
− | | archi_int_regfile_reads
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 13
| |
− | | phy_int_regfile_reads
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 14
| |
− | | phy_float_regfile_reads
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 15
| |
− | | phy_int_regfile_writes
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 16
| |
− | | phy_float_regfile_writes
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 17
| |
− | | archi_int_regfile_writes
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 18
| |
− | | archi_float_regfile_writes
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 19
| |
− | | windowed_reg_accesses
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 20
| |
− | | windowed_reg_transports
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 21
| |
− | | ialu_access
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 22
| |
− | | fpu_access
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 23
| |
− | | bypassbus_access
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 24
| |
− | | load_buffer_reads
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 25
| |
− | | load_buffer_writes
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 26
| |
− | | store_buffer_reads
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 27
| |
− | | store_buffer_writes
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 28
| |
− | | store_buffer_forwards
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 29
| |
− | | main_memory_access
| |
− | |- style="background:aliceblue; color:black"
| |
− | ! 29
| |
− | | main_memory_write
| |
− | |}
| |
− | 7. Core
| |
− |
| |
− | 2. *
| |
− | 3. *
| |
− | 4. *
| |
− | 5. *
| |
− | 6. *
| |
− | 7. *
| |
− | 8. *
| |
− | 9. *
| |
− |
| |
− | //floating point arch/phys is missing in esesc
| |
− | 10.
| |
− | 11.
| |
− | 12.
| |
− | 13. x *
| |
− | 14.
| |
− | 15. *
| |
− | 16.
| |
− | 17. *
| |
− |
| |
− | 18. *
| |
− | 19. *
| |
− | 20. *
| |
− | 21. *
| |
− | 22.
| |
− |
| |
− | {| class="wikitable" style="border:0; width:600pt; height:2pt"
| |
− | |- style="background:lightgray; text-align:left;"
| |
− | ! Branch Predictor Counter
| |
− | |}
| |
− | 8. L2 Directory
| |
− | 1. total_accesses
| |
− | 2. read_accesses
| |
− | 3. write_accesses
| |
− |
| |
− | {| class="wikitable" style="border:0; width:600pt; height:2pt"
| |
− | |- style="background:lightgray; text-align:left;"
| |
− | ! Branch Predictor Counter
| |
− | |}
| |
− | 9. L2
| |
− | 1. total_accesses
| |
− | 2. read_accesses
| |
− | 3. write_accesses
| |
− | 4. total_hits{| class="wikitable" style="border:0; width:600pt; height:2pt"
| |
− | |- style="background:lightgray; text-align:left;"
| |
− | ! Branch Predictor Counter
| |
− | |}
| |
− | 5. total_misses
| |
− | 6. read_hits
| |
− | 7. write_hits
| |
− | 8. read_misses
| |
− | 9. write_misses
| |
− | 10. repalcement
| |
− | 11. write_backs{| class="wikitable" style="border:0; width:600pt; height:2pt"
| |
− | |- style="background:lightgray; text-align:left;"
| |
− | ! Branch Predictor Counter
| |
− | |}
| |
− | 12. miss_buffer_accesses
| |
− | 13. fill_buffer_accesses
| |
− | 14. prefetch_buffer_accesses
| |
− | 15. prefetch_buffer_writes
| |
− | 16. prefetch_buffer_reads
| |
− | 17. prefetch_buffer_hits
| |
− | 18. wbb_writes
| |
− | 19. wbb_reads
| |
− |
| |
− |
| |
− | {| class="wikitable" style="border:0; width:600pt; height:2pt"
| |
− | |- style="background:lightgray; text-align:left;"
| |
− | ! Branch Predictor Counter
| |
− | |}
| |
− | 10. L3
| |
− | 1. total_accesses
| |
− | 2. read_accesses
| |
− | 3. write_accesses
| |
− | 4. total_hits
| |
− | 5. total_misses
| |
− | 6. read_hits
| |
− | 7. write_hits
| |
− | 8. read_misses
| |
− | 9. write_misses
| |
− | 10. repalcement
| |
− | 11. write_backs
| |
− | 12. miss_buffer_accesses
| |
− | 13. fill_buffer_accesses
| |
− | 14. prefetch_buffer_accesses
| |
− | 15. prefetch_buffer_writes
| |
− | 16. prefetch_buffer_reads
| |
− | 17. prefetch_buffer_hits
| |
− | 18. wbb_writes
| |
− | 19. wbb_reads
| |
− |
| |
− | {| class="wikitable" style="border:0; width:600pt; height:2pt"
| |
− | |- style="background:lightgray; text-align:left;"
| |
− | ! Branch Predictor Counter
| |
− | |}
| |
− | 12. memory
| |
− | 1. memory_accesses
| |
− | 2. memory_reads
| |
− | 3. memory_writes
| |