Difference between revisions of "280G W09"

Revision as of 20:15, 23 January 2009

Focus primarily on ICCAD 2008 (also available on bacon in /home/www/papers/ICCAD_08).

Date	Presenter	Paper
1/9/09	Meeting
1/16/09	Keven	Yu Hu,Shih V,Majumdar R, Lei He (University of California Los Angeles), FPGA area reduction by multi-output function based sequential resyntheis, DAC2008.
1/16/09	Seokjoong	F. Li, D. Chen, L. He, and J. Cong (University of California Los Angeles), Architecture evaluation for power-efficient FPGAs,FPGA '03
1/23/09	Xuchu	Yesin Ryu, Taewhan Kim (Seoul National University),Clock Buffer Polarity Assignment Combined with Clock Tree Generation for Power/Ground Noise Minimization,ICCAD_08
1/23/09	Sheldon	Yong Zhan, Yan Feng, Sachin S. Sapatnekar(University of Minnesota),A Fixed Die Floorplanning Algorithm using an Analytical Approach, ASPDAC 06
1/30/09
1/30/09	Jeff	Lara Dolecek, Masood Qazi, Devavrat Shah, Anantha Chandrakasan(Massachusetts Institute of Technology, Cambridge, MA 02139, USA),[http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4681593 Breaking the Simulation Barrier: SRAM Evaluation Through Norm Minimization], ICCAD.2008
2/6/09
2/6/09
2/13/09
2/13/09
2/20/09
2/20/09
2/27/09
2/27/09
3/6/09
3/6/09
3/13/09
3/13/09

@@ Line 35: / Line 35: @@
 |-
 | 1/30/09
-|
+|Jeff
-|
+|Lara Dolecek, Masood Qazi, Devavrat Shah, Anantha Chandrakasan(Massachusetts Institute of Technology, Cambridge, MA 02139, USA),[http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4681593 Breaking the Simulation Barrier: SRAM Evaluation
+Through Norm Minimization], ICCAD.2008
 |-
 | 2/6/09