Difference between revisions of "280G F12"
| Line 88: | Line 88: | ||
''' Resonant Papers:''' | ''' Resonant Papers:''' | ||
| − | |||
[http://ieeexplore.ieee.org/xpl/login.jsp?tp=&arnumber=1327750&url=http%3A%2F%2Fieeexplore.ieee.org%2Fxpls%2Fabs_all.jsp%3Farnumber%3D1327750 Resonant clocking using distributed parasitic capacitance], | [http://ieeexplore.ieee.org/xpl/login.jsp?tp=&arnumber=1327750&url=http%3A%2F%2Fieeexplore.ieee.org%2Fxpls%2Fabs_all.jsp%3Farnumber%3D1327750 Resonant clocking using distributed parasitic capacitance], | ||
| Line 113: | Line 112: | ||
These two would go together: | These two would go together: | ||
[http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=05937788 Distributed LC resonant clock tree synthesis] | [http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=05937788 Distributed LC resonant clock tree synthesis] | ||
| + | |||
[http://dl.acm.org/citation.cfm?id=2355803 A methodology for local resonant clock synthesis using lc-assisted local clock buffers] | [http://dl.acm.org/citation.cfm?id=2355803 A methodology for local resonant clock synthesis using lc-assisted local clock buffers] | ||
| Line 121: | Line 121: | ||
These two are related: | These two are related: | ||
[http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=01693024 Design methodology for global resonant h-tree clock distribution networks] | [http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=01693024 Design methodology for global resonant h-tree clock distribution networks] | ||
| + | |||
[http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=4142782 Design Methodology for Global Resonant H-Tree Clock Distribution Networks] (Journal) | [http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=4142782 Design Methodology for Global Resonant H-Tree Clock Distribution Networks] (Journal) | ||
[http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1332734 A 4.6GHz resonant global clock distribution network] | [http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1332734 A 4.6GHz resonant global clock distribution network] | ||
| + | |||
[http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1240902 Design of resonant global clock distributions] | [http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1240902 Design of resonant global clock distributions] | ||
| + | |||
[http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4735565 A Resonant Global Clock Distribution for the Cell Broadband Engine Processor] | [http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4735565 A Resonant Global Clock Distribution for the Cell Broadband Engine Processor] | ||
| + | |||
| + | [http://ieeexplore.ieee.org/xpl/login.jsp?tp=&arnumber=1374995&url=http%3A%2F%2Fieeexplore.ieee.org%2Fxpls%2Fabs_all.jsp%3Farnumber%3D1374995 Uniform-phase uniform-amplitude resonant-load global clock distributions] | ||
| + | |||
[http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=04895681 Implementing multiphase resonant clocking on a finite-impulse response filter] | [http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=04895681 Implementing multiphase resonant clocking on a finite-impulse response filter] | ||
Revision as of 16:52, 1 November 2012
This quarter, we will put a focus on resonant and non-traditional clocking. We will have two presenters each day -- about 30-40 min each. Please select papers on either distributed/monolithic LC, rotary clocking, or standing wave clocking or similar non-traditional clocking papers.
| Date | Presenter | Topic/Paper |
|---|---|---|
| 10/03/12 | Raj,Blake,Seokjoong | VLSI-SOC Dry Run ** Will need to start at 10:30am sharp |
| 10/10/12 | NONE (VLSI-SoC) | |
| 10/17/12 | NONE (Matt at NSF) | |
| 10/24/12 | Matt | How to review papers, Read the clock survey I wrote |
| 10/31/12 | Raj | Standing Wave Clocking |
| 11/07/12 | NONE (Matt at ICCAD) | |
| 11/14/12 | Riadul | |
| 11/21/12 | Ben | |
| 11/28/12 | Bin | |
| 12/05/12 | Hany |
| Date | Presenter | Topic/Paper |
|---|---|---|
| /13 | Rafael | |
| /13 | Elnaz | |
| /13 | Jeff | |
| /13 | Nihan | |
| /13 | ||
| /13 |
Resonant Papers:
Resonant clocking using distributed parasitic capacitance,
Jitter Characteristic in Charge Recovery Resonant Clock Distribution,
Design of resonant global clock distributions
Resonant-Clock Latch-Based Design
Resonant Clock Design for a Power-Efficient High-Volume x86-64 Microprocessor
A Resonant Clock 200MHz ARM926EJ-STM Microcontroller
A Resonant Global Clock Distribution for the Cell Broadband Engine Processor
Rotary traveling-wave oscillator arrays: A new clock technology
Custom topology rotary clock router with tree subnetworks
These two would go together:
Distributed LC resonant clock tree synthesis
A methodology for local resonant clock synthesis using lc-assisted local clock buffers
Distributed LC resonant clock grid synthesis
Library-aware resonant clock synthesis
These two are related: Design methodology for global resonant h-tree clock distribution networks
Design Methodology for Global Resonant H-Tree Clock Distribution Networks (Journal)
A 4.6GHz resonant global clock distribution network
Design of resonant global clock distributions
A Resonant Global Clock Distribution for the Cell Broadband Engine Processor
Uniform-phase uniform-amplitude resonant-load global clock distributions
Implementing multiphase resonant clocking on a finite-impulse response filter
