Difference between revisions of "280G F12"
Line 105: | Line 105: | ||
[http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4114949 1.56 GHz On-chip Resonant Clocking in 130nm CMOS] | [http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4114949 1.56 GHz On-chip Resonant Clocking in 130nm CMOS] | ||
+ | |||
+ | [http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1494097 1.1 to 1.6GHz Distributed Differential Oscillator Global Clock Network] | ||
These two would go together: | These two would go together: |
Revision as of 17:48, 1 November 2012
This quarter, we will put a focus on resonant and non-traditional clocking. We will have two presenters each day -- about 30-40 min each. Please select papers on either distributed/monolithic LC, rotary clocking, or standing wave clocking or similar non-traditional clocking papers.
Date | Presenter | Topic/Paper |
---|---|---|
10/03/12 | Raj,Blake,Seokjoong | VLSI-SOC Dry Run ** Will need to start at 10:30am sharp |
10/10/12 | NONE (VLSI-SoC) | |
10/17/12 | NONE (Matt at NSF) | |
10/24/12 | Matt | How to review papers, Read the clock survey I wrote |
10/31/12 | Raj |
Salphasic Distribution of Clock Signals for Synchronous Systems Design of a IOGHz Clock Distribution Network Using Coupled Standing-Wave Oscillators |
11/07/12 | NONE (Matt at ICCAD) | |
11/14/12 | Riadul | |
11/21/12 | Ben | |
11/28/12 | Bin | |
12/05/12 | Hany |
Date | Presenter | Topic/Paper |
---|---|---|
/13 | Rafael | |
/13 | Elnaz | |
/13 | Jeff | |
/13 | Nihan | |
/13 | ||
/13 |
Resonant Papers:
Resonant clocking using distributed parasitic capacitance,
Jitter Characteristic in Charge Recovery Resonant Clock Distribution,
Resonant-Clock Latch-Based Design
Resonant Clock Design for a Power-Efficient High-Volume x86-64 Microprocessor
A Resonant Clock 200MHz ARM926EJ-STM Microcontroller
A Resonant Global Clock Distribution for the Cell Broadband Engine Processor
Rotary traveling-wave oscillator arrays: A new clock technology
These might be related: Custom Rotary Clock Router, Custom topology rotary clock router with tree subnetworks
1.56 GHz On-chip Resonant Clocking in 130nm CMOS
1.1 to 1.6GHz Distributed Differential Oscillator Global Clock Network
These two would go together: Distributed LC resonant clock tree synthesis, A methodology for local resonant clock synthesis using lc-assisted local clock buffers
Distributed LC resonant clock grid synthesis
Library-aware resonant clock synthesis
These two are related: Design methodology for global resonant h-tree clock distribution networks (Conference), Design Methodology for Global Resonant H-Tree Clock Distribution Networks (Journal)
These might be related: A 4.6GHz resonant global clock distribution network, Design of resonant global clock distributions, Uniform-phase uniform-amplitude resonant-load global clock distributions, A Resonant Global Clock Distribution for the Cell Broadband Engine Processor
Implementing multiphase resonant clocking on a finite-impulse response filter