Difference between revisions of "280G W13"
| Line 35: | Line 35: | ||
|- | |- | ||
| 2/27/13 | | 2/27/13 | ||
| − | |||
| − | |||
| − | |||
| − | |||
| | | | ||
| | | | ||
| + | |- | ||
| + | | 3/6/13 | ||
| + | | Riadul | ||
| + | | [http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=929648&contentType=Journals+%26+Magazines&searchField%3DSearch_All%26queryText%3DAnalytical+Modeling+and+Characterization+of+Deep-Submicrometer+Interconnect Analytical Modeling and Characterization of Deep-Submicrometer Interconnect] | ||
| + | |||
|- | |- | ||
| 3/13/13 | | 3/13/13 | ||
Revision as of 17:37, 25 February 2013
This quarter, we will put a focus on resonant and non-traditional clocking. We will have two presenters each day -- about 30-40 min each. Please select papers on either distributed/monolithic LC, rotary clocking, or standing wave clocking or similar non-traditional clocking papers.
| Date | Presenter | Topic/Paper |
|---|---|---|
| 1/16/13 | Rafael | Resonant-Clock Latch-Based Design |
| 1/23/13 | Jeff | A low-power SRAM with resonantly powered data, address, word, and bit lines |
| 1/30/13 | Nihan | Distributed LC resonant clock grid synthesis |
| 2/6/13 | Ping-Yao | Optical clock distribution to silicon chips
Optoelectronics-VLSI system integration Technological challenges |
| 2/13/13 | Moo Sung Chae | Thesis defense (10:30AM ~ 12:00) |
| 2/20/13 | Ignatius | |
| 2/27/13 | ||
| 3/6/13 | Riadul | Analytical Modeling and Characterization of Deep-Submicrometer Interconnect |
| 3/13/13 | None |
Resonant Papers:
Jitter Characteristic in Charge Recovery Resonant Clock Distribution,
A Resonant Global Clock Distribution for the Cell Broadband Engine Processor
Rotary traveling-wave oscillator arrays: A new clock technology
These might be related: Custom Rotary Clock Router, Custom topology rotary clock router with tree subnetworks
1.56 GHz On-chip Resonant Clocking in 130nm CMOS
1.1 to 1.6GHz Distributed Differential Oscillator Global Clock Network
These two would go together: Distributed LC resonant clock tree synthesis, A methodology for local resonant clock synthesis using lc-assisted local clock buffers
Distributed LC resonant clock grid synthesis
Library-aware resonant clock synthesis
These might be related:
A 4.6GHz resonant global clock distribution network,
Design of resonant global clock distributions,
Uniform-phase uniform-amplitude resonant-load global clock distributions,
A Resonant Global Clock Distribution for the Cell Broadband Engine Processor
Implementing multiphase resonant clocking on a finite-impulse response filter
