Difference between revisions of "280G F08"

From Vlsiwiki
Jump to: navigation, search
(New page: ==Fall 2008== {| border="1" |- ! Date ! Presenter ! Paper |- | 9/30/08 | Jeff | Jaydeep P. Kulkarni (Purdue Univ.), Keejong Kim (Broadcom Inc.), Sang Phill Prak (Purdue Univ.), Kaushik Roy...)
 
(No difference)

Latest revision as of 16:26, 9 January 2009

Fall 2008

Date Presenter Paper
9/30/08 Jeff Jaydeep P. Kulkarni (Purdue Univ.), Keejong Kim (Broadcom Inc.), Sang Phill Prak (Purdue Univ.), Kaushik Roy (Purdue Univ.), Process Variation Tolerant SRAM Array for Ultra Low Voltage Applications, DAC2008.
9/30/08 Keven Jie Yang (University of Michigan), Luigi Capodieci (Advanced Micro Devices), Dennis Sylvester (University of Michigan), Advanced timing analysis based on post-OPC extraction of critical dimensions, DAC2005.
10/7/08 Seokjoong Seungwhun Paik, Youngsoo Shin (KAIST), Multiobjective Optimization of Sleep Vector for Zigzag Power-Gated Circuits in Standard Cell Elements, DAC2008.
10/7/08 Everyone 5 Minute Update
10/14/08 Xuchu Minsik Cho, Suhail Ahmed, David Z.Pan, TACO: Temperature Aware Clock-tree Optimization DAC2005
10/14/08 Derek Gupta, M, Oatley, J, Joseph, R, Gu-Yeon Wei, Brooks, D, Understanding Voltage Variations in Chip Multiprocessors using a Distributed Power-Delivery Network DATE2007
10/21/08 Sheldon Wei Huang, Micrea R. Stan, Karthik Sankaranarayanan, Robert J. Ribando,Kevin Skadron, Many-Core Design from a Thermal Perspective DAC 2008
10/21/08 Everyone 5 Minute Update
10/28/08 No Class
11/04/08 Xuchu A. Chakraborty,K. Duraisami,A. Sathanur,P. Sithambaram,L. Benini,A. Macii,E. Macii,M. Poncino , Dynamic thermal clock skew compensation using tunable delay buffers ACM2006
11/04/08 Keven Tai-Chen Chen,Guang-Wan Liao,Yao-Wen Chang Predictive Formulae for OPC with Applications to Lithography-Friendly Routing
11/11/08 Veteran's Day (No Class)
11/18/08 Jeff 1Rajiv Joshi, 2Rouwaida Kanj, 1Keunwoo Kim, 3Richard Williams, and 1Ching-Te Chuang, 1IBM T. J. Watson Research Center, Yorktown Heights, NY 10598, 2IBM Austin Research Labs, Austin Tx 78758, 3IBM STG, Essex Junction, VT 05452, rvjoshi@us.ibm.com, A floating-body dynamic supply boosting technique for low-voltage sram in nanoscale PD/SOI CMOS technologies, DAC2006.
11/18/08 Everyone 5 Minute Update
11/25/08 Seokjoong Yu-Shiang Lin; Sylvester, D., Runtime leakage power estimation technique for combinational circuits, ASP-DAC 2007.
11/25/08 Derek Min Ni Seda Ogrenci Memik Leakage Power-Aware Clock Skew Scheduling: Converting Stolen Time into Leakage Power Reduction DAC 2008
12/02/08 Sheldon Practice qualification talk.
12/02/08 Everyone 5 Minute Update