Standard-Cell Tutorials
From Vlsiwiki
Revision as of 17:03, 31 January 2008 by 128.114.59.176 (Talk)
- OSU Technology Setup
- Synopsys Design Compiler
- Advanced Synopsys Design Compiler
- Simulating Verilog
- Cadence Encounter
For other tutorials, please see the OSU wiki.