Sample Buffer.ckt in UltraSim
From Vlsiwiki
simulator lang=spectre include "/mada/software/cadence/IC611/tools/dfII/samples/artist/ahdlLib/quantity.spectre"
I0 (A Y) inverter I1 (Y Z) inverter
save A Y Z
tran tran stop=3e-05
*ultrasim: .usim_opt output_upper=0 ade=1 wf_spectre_syntax=1 *ultrasim: .usim_opt wf_format=SST2
ahdl_include "inverter.va"