Scheduler
From Vlsiwiki
Revision as of 18:59, 4 May 2009 by Ashu Sharma (Talk | contribs) (→Scheduler Design Specifications)
Scheduler Design Specifications
FPGA Frequency Estimate (synplify_pro): 147 MHz FPGA Area Estimate (synplify_pro): 14,357 LUTs
ASIC Frequency Estimate (dc_shell): 1.3 GHz
The Scheduler of SCOORE is responsible for keeping track of RAW (or true) dependencies between instructions. It is 3 stages and corresponds to stage WK1...n of the SCOORE pipeline on the Main Page. The structures that make up the long-latency Scheduler are:
1. 64-entry instruction window
2. 512 bit vector for register status
3. 64-entry dependence table
4. 64 bit vector for select
Details of these structures and how they are organized in the pipeline are given below.
Scheduler Interface
Unit Descriptions
--Ashu Sharma 18:29, 2 May 2009 (PDT)
