Difference between revisions of "Standard-Cell Tutorials"

From Vlsiwiki
Jump to: navigation, search
Line 1: Line 1:
 
# [[OSU Technology Setup]]<BR>
 
# [[OSU Technology Setup]]<BR>
 
# [[Synopsys Design Compiler]]<BR>
 
# [[Synopsys Design Compiler]]<BR>
 +
# [[Advanced Synopsys Design Compiler]]<BR>
 
# [[Simulating Verilog]]<BR>
 
# [[Simulating Verilog]]<BR>
 
# [[Cadence Encounter]]<BR>
 
# [[Cadence Encounter]]<BR>
  
 
For other tutorials, please see the [http://avatar.ecen.okstate.edu/wiki/index.php/Tutorials#Cadence OSU wiki].
 
For other tutorials, please see the [http://avatar.ecen.okstate.edu/wiki/index.php/Tutorials#Cadence OSU wiki].

Revision as of 10:03, 31 January 2008

  1. OSU Technology Setup
  2. Synopsys Design Compiler
  3. Advanced Synopsys Design Compiler
  4. Simulating Verilog
  5. Cadence Encounter

For other tutorials, please see the OSU wiki.