Difference between revisions of "VLSI Reading Group"
From Vlsiwiki
(→Schedule) |
|||
| Line 11: | Line 11: | ||
! Presenter | ! Presenter | ||
! Paper | ! Paper | ||
| + | |- | ||
| + | | 1/10/08 | ||
| + | | - | ||
| + | | NOT MEETING | ||
|- | |- | ||
| 1/17/08 | | 1/17/08 | ||
| Matt | | Matt | ||
| M.R. Guthaus, D. Sylvester, R.B. Brown. [http://bacon.cse.ucsc.edu/papers/guthaus-aspdac08.pdf Clock Tree Synthesis with Data-path Sensitivity Matching], ASPDAC, Seoul, Korea, 2008, IN PRESS. | | M.R. Guthaus, D. Sylvester, R.B. Brown. [http://bacon.cse.ucsc.edu/papers/guthaus-aspdac08.pdf Clock Tree Synthesis with Data-path Sensitivity Matching], ASPDAC, Seoul, Korea, 2008, IN PRESS. | ||
| + | |- | ||
| + | | 1/24/08 | ||
| + | | - | ||
| + | | NOT MEETING | ||
|- | |- | ||
|} | |} | ||
Revision as of 22:13, 7 January 2008
Overview
The reading group will meet in E2-209 every Thursday for approximately 1 hour (12:15-1:15). Students will be selected to present an informal discussion of a chosen paper. Credit for the seminar is given based on your participation. You are welcome to bring your lunch.
Participants
Schedule
| Date | Presenter | Paper |
|---|---|---|
| 1/10/08 | - | NOT MEETING |
| 1/17/08 | Matt | M.R. Guthaus, D. Sylvester, R.B. Brown. Clock Tree Synthesis with Data-path Sensitivity Matching, ASPDAC, Seoul, Korea, 2008, IN PRESS. |
| 1/24/08 | - | NOT MEETING |
Suggested Papers
- Evaluating Circuit Reliability Under Probabilistic Gate-Level Fault Models,Ketan N. Patel, Igor L. Markov and John P. Hayes. IWLS 2003.
- Geometric programming for circuit optimization, Boyd, S. P. and Kim, S. J. 2005. . In Proceedings of the 2005 international Symposium on Physical Design (San Francisco, California, USA, April 03 - 06, 2005). ISPD '05. ACM, New York, NY, 44-46.
- A. B. Kahng, P. Sharma, and A. Zelikovsky, "Fill for Shallow Trench Isolation CMP", Proc. ACM/IEEE Intl. Conf. on Computer-Aided Design, November 2006, pp. 661-668.
- S., Srivastava, A., Sharma, D., Sylvester, D., Blaauw, D., and Zolotov, V. 2005. Discrete Vt assignment and gate sizing using a self-snapping continuous formulation. In Proceedings of the 2005 IEEE/ACM international Conference on Computer-Aided Design (San Jose, CA, November 06 - 10, 2005). International Conference on Computer Aided Design. IEEE Computer Society, Washington, DC, 705-712.
