Difference between revisions of "Ratrob"

From Vlsiwiki
Jump to: navigation, search
Line 63: Line 63:
 
|-
 
|-
 
|width=50pt |<i> 64..74</i>
 
|width=50pt |<i> 64..74</i>
|width=200pt | <span style="color:Crimson"> <b> special use registers </b></span>
 
|}
 
*<b> LRegType </b>   
 
::{| height=”50”
 
|colspan="2" | <u>Range of Register</u>
 
|-
 
|width=100pt |<i> 0..31 </i>
 
|width=200pt | <span style="color:Crimson"> <b> integer logical register </b></span>
 
|-
 
|width=150pt |<i> 32..63  </i>
 
|width=200pt | <span style="color:Crimson"> <b> FP logical register </b></span>
 
|-
 
|width=150pt |<i> 64..74</i>
 
 
|width=200pt | <span style="color:Crimson"> <b> special use registers </b></span>
 
|width=200pt | <span style="color:Crimson"> <b> special use registers </b></span>
 
|}
 
|}
Line 89: Line 76:
  
  
::{| height=”50”
+
 
!Special Use Registers Definitions
+
:{| height=”50”
 +
|colspan="2" | <u> Special Use Registers Definitions </u>
 
|-
 
|-
 
|width=150pt |<i> const  LRegType </i>
 
|width=150pt |<i> const  LRegType </i>
Line 139: Line 127:
 
|width=100pt | <span style="color:Crimson"> <b> LOG_ TMP  </b></span>
 
|width=100pt | <span style="color:Crimson"> <b> LOG_ TMP  </b></span>
 
|width=100pt | 7'd74;
 
|width=100pt | 7'd74;
|}
 
 
*<b> DInst_CRType </b>   
 
<span style="color:Blue"> <i> INPUT </i></span>
 
 
::{| height=”50”
 
|width=150pt |<i> '''BoolType''' </i>
 
|width=100pt | <span style="color:Crimson"> <b> valid </b></span>
 
|width=100pt | (1 bits)
 
|-
 
|width=150pt |<i> '''BoolType''' </i>
 
|width=100pt | <span style="color:Crimson"> <b> slow </b></span>
 
|width=100pt | (1 bits)
 
|-
 
|width=150pt |<i> ‘’’OPType ‘’’</i>
 
|width=100pt | <span style="color:Crimson"> <b> op </b></span>
 
|width=100pt | 10 bits)
 
|-
 
|width=150pt |<i> ‘’’IMMType ‘’’</i>
 
|width=100pt | <span style="color:Crimson"> <b> imm </b></span>
 
|width=100pt | (32 bits)
 
|-
 
|width=150pt |<i> '''BoolType''' </i>
 
|width=100pt | <span style="color:Crimson"> <b> expop </b></span>
 
|width=100pt | (1 bits)
 
|-
 
|width=150pt |<i> '''BoolType''' </i>
 
|width=100pt | <span style="color:Crimson"> <b> cexc </b></span>
 
|width=100pt | (1 bits)
 
|-
 
|width=150pt |<i> '''BoolType''' </i>
 
|width=100pt | <span style="color:Crimson"> <b> aexc_clear </b></span>
 
|width=100pt | (1 bits)
 
|-
 
|width=150pt |<i> '''BoolType''' </i>
 
|width=100pt | <span style="color:Crimson"> <b> icc </b></span>
 
|width=100pt | (1 bits)
 
|-
 
|width=150pt |<i> '''BoolType''' </i>
 
|width=100pt | <span style="color:Crimson"> <b> useY </b></span>
 
|width=100pt | (1 bits)
 
|-
 
|width=150pt |<i> '''BPredStateType </i>
 
|width=100pt | <span style="color:Crimson"> <b> state </b></span>
 
|width=100pt | (9 bits)
 
|-
 
|width=150pt |<i> ''' ClusterIdType ‘’’</i>
 
|width=100pt | <span style="color:Crimson"> <b> id </b></span>
 
|width=100pt | (3 bits)
 
|-
 
|width=150pt |<i> ''' LRegType ''' </i>
 
|width=100pt | <span style="color:Crimson"> <b> ldest </b></span>
 
|width=100pt | (7 bits)
 
|-
 
|width=150pt |<i> ''' LRegType ''' </i>
 
|width=100pt | <span style="color:Crimson"> <b> lsrc1</b></span>
 
|width=100pt | (7 bits)
 
|-
 
|width=150pt |<i> ''' LRegType ''' </i>
 
|width=100pt | <span style="color:Crimson"> <b> lsrc2</b></span>
 
|width=100pt | (7 bits)
 
|}
 
*<b> Status Flag </b>   
 
<span style="color:Blue"> <i> INPUT </i></span>
 
::{| height=”50”
 
|width=150pt |<i> BoolType </i>
 
|width=100pt | <span style="color:Crimson"> <b> sched_busy </b></span>
 
|width=100pt | (1 bits)
 
|}
 
 
::{| height=”50”
 
|width=150pt |<i> BoolType </i>
 
|width=100pt | <span style="color:Crimson"> <b> rr_clear </b></span>
 
|width=100pt | (1 bits)
 
 
|}
 
|}

Revision as of 00:35, 18 May 2009

THIS PAGE IS UNDER CONSTUCTION

Fetch Engine

Branch Predictor I/F

  • BPredRecoveryType OUTPUT
BoolType miss (1 bits)
BoolType taken (1 bits)
AddrType target_PC (32 bits)
AddrType addrs (32 bits)
BPredStateType state (9 bits)
  • Status Flag OUTPUT
BoolType rr_empty (1 bits)

Crack I/F

  • Constants: Cluster IDs
const ClusterIdType CLUSTER_AUNIT 2'b00
const ClusterIdType CLUSTER_AUNIT 2'b01
const ClusterIdType CLUSTER_AUNIT 2'b10
const ClusterIdType CLUSTER_AUNIT 2'b11
  • LRegType
Range of Register
0..31 integer logical register
32..63 FP logical register
64..74 special use registers







Special Use Registers Definitions
const LRegType LOG_ZERO 7'b0000000;
const LRegType LOG_CEXC 7'd64;
const LRegType LOG_ PSR 7'd65;
const LRegType LOG_ WIM 7'd66;
const LRegType LOG_ CWP 7'd67;
const LRegType LOG_ TBR 7'd68;
const LRegType LOG_ Y 7'd69;
const LRegType LOG_ FSR 7'd70;
const LRegType LOG_ ICC 7'd71;
const LRegType LOG_ FCC 7'd672;
const LRegType LOG_ PC 7'd73;
const LRegType LOG_ TMP 7'd74;