Difference between revisions of "Main Page"
| Line 14: | Line 14: | ||
=== [[Analog/Mixed Signal]] === | === [[Analog/Mixed Signal]] === | ||
This should grow to be a collection of Verilog/Verilog-A/Verilog-AMS material including setup, simulation, and testing. | This should grow to be a collection of Verilog/Verilog-A/Verilog-AMS material including setup, simulation, and testing. | ||
| − | |||
| − | |||
| − | |||
=== [[SESC]] === | === [[SESC]] === | ||
Revision as of 01:57, 31 October 2008
Technology Setup
This descsribes how to configure the software on the MOSIS cluster (e.g. mosis4 and mosis3) and the private mada cluster to use all CAD tools.
Full-Custom Tutorials
This is a collection of tutorials primarily for CMPE222. These emphasize a full-custom chip design flow using the NCSU CDK and MOSIS SCMOS design rules.
Standard-Cell Tutorials
This is a collection of tutorials primarily for CMPE 125/L, CMPE 126/L and CMPE223. These emphasize a standard-cell chip design flow using the Oaklahoma State cell library.
DFM Tutorials
This is how to do design for manufacturability (DFM).
Analog/Mixed Signal
This should grow to be a collection of Verilog/Verilog-A/Verilog-AMS material including setup, simulation, and testing.
SESC
SESC architectural simulator with performance, power, and thermal models (SescTherm).
SCOORE
Santa Cruz Out-of-Order Risc Engine (SCOORE) processor description and synthesis flow.
Other Stuff
Consult the User's Guide for information on using the wiki software.
