Difference between revisions of "Ce"
From Vlsiwiki
Line 18: | Line 18: | ||
{| | {| | ||
|style="text-align:center" | | |style="text-align:center" | | ||
− | {| border | + | {| border:"2px dashed blue" width="300pt" cellspacing="0" |
|+ Select Module | |+ Select Module | ||
|- style="height:150px; vertical-align:top" | |- style="height:150px; vertical-align:top" | ||
Line 25: | Line 25: | ||
|} | |} | ||
| style="text-align:center"| | | style="text-align:center"| | ||
− | {| style="border | + | {| style="border=1" width="300pt" cellspacing="0" |
|+ Overlapping Module | |+ Overlapping Module | ||
|- style="height:150px; vertical-align:top" | |- style="height:150px; vertical-align:top" |
Revision as of 17:21, 30 March 2009
== Compute Engine Design Specifications ==
The COMPUTE ENGINE of SCOORE is responsible for all the calculations of the processor. SCOORE is a clustered architecture, we have FOUR main units which comprise the COMPUTE ENGINE.
- AUNIT is responsible for all the "simple arithmetic operations" of the CPU.(Single Port)
- BUNIT is responsible for branch operations. (Dual Port)
- CUNIT handles all floating point operations. (Single Port)
- MUNIT handles all Load and Store operations. (Dual Port)
A more detailed description of each individual block is given below.
|
|
|
aunit_stage1 | aunit_stage2 | salu | write_back |
---|
bunit_stage1 | bunit_stage2 | balu/salu | write_back |
---|
cunit_stage1 | cunit_stage2 | FPU | write_back |
---|
munit_stage1 | munit_stage2 | CACHE | write_back |
---|
--Rigo Dicochea 09:47, 30 March 2009 (PDT)