Standard-Cell Tutorials

From Vlsiwiki
Revision as of 00:20, 28 May 2015 by Mrg (Talk | contribs)

(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search
  1. OSU Technology Setup
  2. Other Technology Setups
  3. Advanced Synopsys Design Compiler
  4. Simulating Verilog
  5. Cadence Encounter
  6. Hierarchical Design and Floorplanning
  7. Library Modification/Creation

For other tutorials, please see the OSU wiki.

Retrieved from "https://vlsiwiki.soe.ucsc.edu/index.php?title=Standard-Cell_Tutorials&oldid=5284"

Navigation menu

Views

  • Page
  • Discussion
  • View source
  • History

Personal tools

  • Log in

Navigation

  • Main Page
  • Recent changes
  • Tutorials
  • VLSI-DA
  • MASC
  • Help

 

Tools

  • What links here
  • Related changes
  • Special pages
  • Printable version
  • Permanent link
  • Page information
Powered by MediaWiki
  • Privacy policy
  • About Vlsiwiki
  • Disclaimers