Standard-Cell Tutorials
From Vlsiwiki
- OSU Technology Setup
- Other Technology Setups
- Advanced Synopsys Design Compiler
- Simulating Verilog
- Cadence Encounter
- Hierarchical Design and Floorplanning
For other tutorials, please see the OSU wiki.
