Difference between revisions of "Standard-Cell Tutorials"

From Vlsiwiki
Jump to: navigation, search
Line 1: Line 1:
 
# [[OSU Technology Setup]]<BR>
 
# [[OSU Technology Setup]]<BR>
 
# [[Other Technology Setups]]<BR>
 
# [[Other Technology Setups]]<BR>
# [[Synopsys Design Compiler]] ([[General Synopsys Synthesis Script]])<BR>
 
 
# [[Advanced Synopsys Design Compiler]]<BR>
 
# [[Advanced Synopsys Design Compiler]]<BR>
 
# [[Simulating Verilog]]<BR>
 
# [[Simulating Verilog]]<BR>
 
# [[Cadence Encounter]]<BR>
 
# [[Cadence Encounter]]<BR>
# [[Primetime]]<BR>
 
 
# [[Hierarchical Design and Floorplanning]]
 
# [[Hierarchical Design and Floorplanning]]
 
# [[Library Modification/Creation]]
 
# [[Library Modification/Creation]]
  
 
For other tutorials, please see the [http://avatar.ecen.okstate.edu/wiki/index.php/Tutorials#Cadence OSU wiki].
 
For other tutorials, please see the [http://avatar.ecen.okstate.edu/wiki/index.php/Tutorials#Cadence OSU wiki].

Revision as of 00:20, 28 May 2015

  1. OSU Technology Setup
  2. Other Technology Setups
  3. Advanced Synopsys Design Compiler
  4. Simulating Verilog
  5. Cadence Encounter
  6. Hierarchical Design and Floorplanning
  7. Library Modification/Creation

For other tutorials, please see the OSU wiki.