Difference between revisions of "Full-Custom Tutorials"

From Vlsiwiki
Jump to: navigation, search
 
(17 intermediate revisions by 3 users not shown)
Line 1: Line 1:
[[Full-Custom FAQ]] | [[Tips for good layout]] |  [http://www.eda.ncsu.edu/wiki/NCSU_CDK NCSU CDK] | [http://www.mosis.com/Technical/Designrules/scmos/scmos-main.html MOSIS SCMOS Design Rules.]
+
Note that some of the pictures look different. The GUI changed between 5.x and 6.x but the options are the same. Feel free to update the images or text if they are inaccurate.
<BR><BR>
+
This page is a central location for all CAD setup at UCSC. If you find an error, FIX IT! This is a wiki so everyone can make changes. It will get out of date quickly as tools are upgraded.<BR>
+
 
+
  
 +
# [[Technology_Setup]]<BR>
 
# [[Creating a New Project]]<BR>
 
# [[Creating a New Project]]<BR>
 
# [[INV Schematic Tutorial]]<BR>
 
# [[INV Schematic Tutorial]]<BR>
Line 11: Line 9:
 
# [[Debugging LVS]]<br>
 
# [[Debugging LVS]]<br>
 
# [[FO4_INV Example]]<br>
 
# [[FO4_INV Example]]<br>
# [[UltraSim Tutorial]]<br>
+
# [[Export Image]]<br>
 +
# [[Simulation Tutorial]] <br>
 
# [[Back Annotation]]<br>
 
# [[Back Annotation]]<br>
# [[Exporting CIF]]<br>
+
# [[Lithography Simulation]]<br>
# [[Advanced Testbenches]]<br>
+
 
+
 
+
 
+
  
  
This was created by:<BR>
+
Extra information:
[[Derek Chan]]<BR>
+
# [[Exporting CIF]]
[http://www.soe.ucsc.edu/~mrg Matt Guthaus]<BR>
+
# [[Exporting GDS]]
 +
# [[Useful SKILL]]
 +
# [[Command Line Virtuoso]]
 +
# [[Batch Mode DRC]]
 +
# [[Batch Mode LVS]]
 +
# [[Advanced Testbenches]]
 +
# [[Full-Custom FAQ]]
 +
# [[Tips for good layout]]
 +
# [http://www.eda.ncsu.edu/wiki/NCSU_CDK NCSU CDK]
 +
# [http://www.mosis.com/Technical/Designrules/scmos/scmos-main.html MOSIS SCMOS Design Rules.]
 +
# [[Printing/Plotting your layout images]]
 +
# [[Sharing Cadence Libraries]]

Latest revision as of 14:53, 29 May 2014

Note that some of the pictures look different. The GUI changed between 5.x and 6.x but the options are the same. Feel free to update the images or text if they are inaccurate.

  1. Technology_Setup
  2. Creating a New Project
  3. INV Schematic Tutorial
  4. INV Layout Tutorial
  5. Running DRC
  6. Running LVS
  7. Debugging LVS
  8. FO4_INV Example
  9. Export Image
  10. Simulation Tutorial
  11. Back Annotation
  12. Lithography Simulation


Extra information:

  1. Exporting CIF
  2. Exporting GDS
  3. Useful SKILL
  4. Command Line Virtuoso
  5. Batch Mode DRC
  6. Batch Mode LVS
  7. Advanced Testbenches
  8. Full-Custom FAQ
  9. Tips for good layout
  10. NCSU CDK
  11. MOSIS SCMOS Design Rules.
  12. Printing/Plotting your layout images
  13. Sharing Cadence Libraries